Formal Verification for SystemC/C++ Designs

Vlada Kalinic, OneSpin: A Siemens Business







Agenda

- -Introductions
- Overview of HLS usage, current challenges, opportunities
- OneSpin SystemC DV Inspect and Verify Overview
- Q&A





IC Integrity

Functionally Correct, Safe, Secure, and Trusted SoCs/ASICs/FPGAs



OneSpin: A Siemens Business provides certified IC Integrity Verification Solutions to develop functionally correct, safe, secure, and trusted integrated circuits.



Leading-Edge Formal Technology

Targeting Critical Hardware Verification Challenges

Functional Correctness

Rigorous coverage-driven functional verification from block to chip, leveraging formal technology



Design Exploration Protocol Violations Integrate Formal/Sim Coverage End-to-End User Assertions HLS/SystemC Verification Synthesis/P&R Errors



Safety analysis and higher diagnostic coverage to meet strict certification requirements



FMEDA of Complex SoCs Failure Mode Distribution Avoid Excessive Fault Simulations Measure Diagnostic Coverage ISO 26262 Compliance Tool Qualification

Trust and Security

Automated detection of RTL Trojans and hardware vulnerabilities to adversary attacks



Denial of Service Data Leakage Privileges Escalation Data Integrity/Confidentiality Hardware Backdoors Hardware Trojans

OneSpin 360[®] Formal Platform

Heterogeneous Computing



Thorough verification of complex SoC platforms used for 5G wireless, IoT, and AI applications

Automotive and Industrial



Systematic bug elimination and metrics on proper handling of random errors in the field

RISC-V



Efficient and complete verification, including custom extensions. Compliance to ISA.

OneSpin Solutions and Services

SYSTEMS INITIATIVE

2

м`**С**"

SystemC with HLS Typical Issues

Imposing Hardware Constraints on C++

Using SystemC for HLS Modeling creates new problems and opportunities

- Algorithm implementation issues in SystemC
- SystemC language related code problems and ambiguity in the code
 - There are undefined operations in the SystemC Standard
- Functional Consistency Checking of SystemC vs. RTL



The Standards Do Not Help

C++ Not Built for Hardware Descriptions

- IEEE 1666 SystemC Standard
 - 25+ occurrences of "unspecified"
 - 50+ occurrences of "undefined"
 - 150+ occurrences of "implementation defined"
- Accellera Synthesizable Subset
 - ~20 occurrences of "undefined", "unspecified", "implementation defined"
 - OneSpin supports C++ 14 version

(accellera)	IEEE STANDARDS ASSOCIATION
SystemC Synthesizable Subset Version 1.4.7 March 2016	IEEE Standard for Standard SystemC® Language Reference Manual
	1EEE Computer Society Sponsored by the Design Automation Standards Committee
Coprighte 2016 Accillen Spenar Heisem Re. "Ultight rearned. Accillen Spenar Heisene, 800 256 Cove BP-1 Sut I M14, 256 Cove, 7A 55624, USA.	-
	1866 - 2011 Beyr, Avenne IEEE Std. 1666 - 2011 New York, HY 10016-5597 (Revision of USA IEEE Std. 1666-2005) 9 January 2012





OneSpin: Advanced Verification for HLS

Current HLS Flow



- Challenges
 - Limited useful feedback from HLS for coding style
 - Certain coding mistakes can cause simulation mismatches that are extremely difficult to debug
 - Optimization loop is long and somewhat ad-hoc
 - Garbage in, garbage out





OneSpin: Advanced Verification for HLS

Improved HLS Flow

Opportunities to Improve Design Flow

Current HI S Flow

SYSTEMS INITIATIVE



- Early verification and bug detection
- **Better SystemC verification**
 - Automated and exhaustive ٠
 - Formal checking not simple linting
 - **Clearer messages & direction to improve** code
 - **Comprehensive coverage metrics** •
- Faster runtime and iteration loop
- Check over SystemC common issues on the original SystemC code (as undefined operation in Standard)

Formal Autochecks Automated Apps SVA / Assertions



Deploying the OneSpin Products

DV-Inspect & DV-Verify for SystemC & RTL

Assertion Based Verification

DV-Verify Formal ABV

- SV-Assertions, C-Assert
- Cover Points
- Observation Coverage

Automatic Formal Analysis

DV-Inspect

- Structural Analysis
- Linting
- Initialization & Reset
- Overflow and Array OOB
- Activation & Reachability
- Arithmetic Precision
- Race Conditions

Tool Guided Verification

DV-Verify Apps

- Design Exploration
- UMR & X-Propagation
- Protocol Verification IP
- Scoreboard

UMR = Uninitialized Memory Read

Easy Adoption & Increasing Value



OneSpin 360 DV High-Level Verification

Design Verification Solution for C++/SystemC HLS Code

- Values (Pros over RTL verification)
 - Eliminate design bugs before HLS synthesis
 - Start verification much earlier in the process
 - Reduce simulation effort in SystemC and RTL
 - Optimize HLS input code before synthesis
 - BothC++ or SystemC languages for HLS



OneSpin 360 DV-Inspect for SystemC



OneSpin Formal Inspection

SystemC Code Apps & Checks



SYSTEMS INITIATIVE

- Automatic identification of SystemC problems and coding style issues
- No need for testbench writing
- Formal checks not just linting
- Problems easily debugged prior to synthesis

Structure (Easy Lint)	(Activation (Coverage)		
Mismatch/port /wire	Runtime Errors	Sim-Synth Issue	Safe Function	Dead code checks
Signal trunc / no sink	Array index	Initialization	Arithmetic overflow	Stuck signal (toggle test)
Sensitivity list issues	Function without return	X-Propagation	Redundant bits	FSM trans and states
Unused signal / param	Division by 0	Write-write race	Arithmetic shifts	MORE



© Accellera Systems Initiative

SystemC Inspect Automated Checks

Tab	Autocheck	Explanation
Init	init	Initialization checks are created for each non-redundant state signal and primary output of the current unit. An initialization check tests whether the corresponding signal is set to a uniquely determined value when applying the reset sequence of the unit.
ModelBuilding	array_index	An array index violation occurs if an array is accessed using an index which exceeds the array bounds. Array index checks check for static and dynamic violations in all array accesses occurring in the HDL source code.
ModelBuilding	<u>div_zero</u>	Division-By-Zero checks are generated for all arithmetic divisions occurring in Verilog. SystemC and VHDL source code, checking whether or not the divisor is always different from zero. These checks are also generated in Verilog and SystemC for modulo operations with a zero base and for pow operations on zero with a negative exponent.
ModelBuilding	<u>no_return</u>	Function-Without-Return checks test whether each possible control path through a function ends with a return statement.
General	<u>shift_negative</u>	Checks whether a shift with a negative direction occurs. Cannot occur in SystemVerilog, since there shift counts are always treated as unsigned integers.
ModelBuilding	<u>signal_domain</u>	Signal domain checks investigate whether state bits of the unit can take a value other than zero or one, e.g. 'X' or 'Z'.
ModelBuilding	write_write	In Verilog and SystemC designs, it is possible that write-write races occur among different processes. In VHDL, a write-write race check is generated if a racing condition for a shared variable may occur.
ModelBuilding	read_write	In Verilog and SystemC designs, it is possible that read-write races occur among different processes if blocking assignments are used. In VHDL, a read-write race check is generated if a racing condition for a shared variable may occur.

Tab	Autocheck	Explanation
General	fixed overflow	Checks for overflows in fixed_float implementations in VHDL and SystemC.
General	Integer	Integer checks are created for each signed or unsigned integer signal of the current unit. An integer check tests whether there are redundant bits in the signal.
General	<u>shift</u>	A signal can be accidentally set to zero by logically shifting its value too many times in the same direction. For each shift operation occurring in the source code, a shift check is created, checking whether or not such unintended behavior may occur.
General	process_write	In SystemC designs, it is possible that write-write race occur within same process. For all possibly affected signals, a process-write check is generated, investigating whether such incident can happen.
General	read_without_write	In SystemC designs, it is possible that a read of a signal is performed before the signal being written for the first time. For all possibly affected signals, a read_without_write check is generated, investigating whether such incident can happen.
General	truncation	If the result of an integral operation is used in a context, that does not match the self-determined size or signedness of the operation, then relevant bits may be lost.
Dead Code	dead code	A line of code is called dead code if it is not visited in any execution trace. Lines can be unreachable, for example, if the condition of an enclosing control structure never becomes true, thus always preventing it from being executed.
Stick	stick	Stick checks test the unit for constant bits in signals.
Assertion Checks	<u>x_checking_setup</u> <u>x_checking</u>	X-Propagation Analysis app provides a robust and effective circuit analysis that highlights all the issues in a design that could lead to X state propagations without reliance on simulation test stimulus.





Design Exploration

🛜 OneSpin 360 (R) - Database "default" - Design: golden Unit: default

- Design browser
- Full debugger •

🖥 Design Explorer 🖾			^ ^ I⊾ Q Q Q Q Q 2 00 14 A A' I	
	🛜 Lint Browser 📮 📱	Auto Checks 🖾 🛛 🕅 Dead-Code Che	cks 💈 📚 Assertion Checks 📮	
Design View				•
Ø 🝨 • 🔶 • 🛉	🛉 🔶 🤃 👘 🔺	🗄 💿 🖬 🔚 J 🏹 🚓	driver driver driver value value dout_vl type	×
Path: 4 [top]		Swit	ch between driver and load tracing	► D
Design Structu	ire		<pre>void FIR::top()</pre>	- • •
Instance	Module	File	▲ 36 ◆₽{	
- 🗈 [top]	FIR	fir.h:27-57	37 • /* Reset */	
- 🗈 blk1	Process (36)	fir.cpp:36-97	38 dout = $0;$	
- 🗈 top	Block (36)	fir.cpp:36-97	<pre>39 dout_vl = false; 40 dout ofl = false;</pre>	
blk1	Block (38)	fir.cpp:38-45	<pre>40 dout_ofl = false; 41 dout_ufl = false;</pre>	-
l blk2	2[0] while (48)	fir.cpp:48-96	42 wptr = (TAPS); //bug1, should be TAPS	1 creates a
blk3	Block (48)	fir.cpp:48-96	43 buf full = false;	r, creates a
blk3	3[1] while (48)	fir.cpp:48-96	44 buf cnt = (TAPS-1);	
			45 • out.write(0);	
		- 0 ×	46 🔶	
			47 🔶 wait();	-
🗅 🚺 A	Λ* Δ		48 🔶 while(1) {	
	A		49 b data t delay val;	

😓 Design Explorer 🗧 🗧 Lint Browser 🗧 🗑 Auto Checks 🗧 🗑 Dead-Code Checks 🗧 😓 Assertion Checks 💷

🜄 OneSpin 360 (R) - Database "default" - Design: golden Unit: default

Design View

🛤 CC MV 🧫 🖻 💕

```
🧭 🝨 • 🖢 - 🛧 🌰 | 🛉 🐎 🛟 🧱 🖉 | 🖷
```

Session Setup File Edit CC/MV EC Tools Window Help

Design Structure	9		*	Info	Local	Instance Tree	
nstance • 11 [top] • 11 blk1 • 11 top 11 blk1 12 blk1 13 blk2[(• 11 blk3]	Module FIR Process (36) Block (36) Block (38) D] while (48) Block (48) L] while (48)	File fir.h:27-57 fir.cpp:36-97 fir.cpp:38-45 fir.cpp:48-96 fir.cpp:48-96 fir.cpp:48-96	*	Depth of Instances Depth of Statements Ports Inputs Outputs Inouts Assertions States FSMs Clocks Resets	N/A	0 N/A N/A N/A N/A 10 348 1 1 1	

🚰 🗋 - 🖩 🖉 🍰 🐇 🖻 🎕 A A 🖡 🔍 🔍 🏹 🙋 🔢 A

	• • • • • • •						
	1 1 2 4						*
	- 5.5 er - 40 t						×
Path: 4 [top].dout	vI						► D•
Design Structure		•	Fanin Nets	Kind	Module	Hierarchical Name	
nstance	Module	File ^	 dout_vl 	Primary		dout_vl	
- 1 blk1 - 1 top 1 blk1 1 blk1 1 blk2[0]	FIR Process (36) Block (36) Block (38) while (48) Block (48) while (48)	fir.h:27-57 fir.cpp:36-97 fir.cpp:36-97 fir.cpp:38-45 fir.cpp:48-96 fir.cpp:48-96 fir.cpp:48-96 fir.cpp:48-96	<pre>> \$current_state\$top > buf_cnt > buf_full clk > dout_vl rst</pre>	Net [St Net [St Primary Primary Primary	FIR FIR FIR FIR	\$current_state\$top buf_cnt buf_full clk dout_vl rst	
						OCT 28, 2021 VI	RTUA

- 0 ×

×

Handling SystemC Initialization

Unpredictable Reset States

Automatic variable initialization in SystemC (due to C++ mother language)

 All "sc_" datatypes automatically initialized to default value

However, synthesizable subset standard states:

- Module constructor initializations ignored
- Reason: Reset behavior under user's control

Inevitable Sim/Synth mismatches hard to debug using simulation







Init checks

Autochecks categories

- A) Decription: Initialization checks are created for each non-redundant state signal and primary output of the current unit. An initialization check tests whether the corresponding signal is set to a uniquely determined value when applying the reset sequence of the unit.
- B) Command to execute only these checks:

check_consistency –category init

• C) Example of the code:

data_t delay_line[TAPS]; ... /* Reset */ dout = 0; dout_vl = false;

dout_ofl = false; dout_ufl = false; wptr = (TAPS);

buf_full = false; buf_cnt = (TAPS-1);

Signal delay_line is not reset.

- D) Debug: Debugging is done by clicking "Go to Source" button
- E) Reason to fix: In case this issue persists, uninitialized values might cause 'X' values and to occur at some of the design's outputs.



© Accellera Systems I	nitiative
-----------------------	-----------

	ck Validity: up_to_da			-	-				
lnit 🛛	🗾 Model Building	de G	eneral	FSM	0	Stick			
	Name		Status			Result		Check Name	
1		*	! <a< td=""><td>ny status</td><td>. *</td><td>1</td><td></td><td>*</td><td></td></a<>	ny status	. *	1		*	
buf ci	nt		hold						
buf full			hold		initialized to 1'b0				init_check_7
delay	line		fail						
dout			hold			initiali	zed to 0		init_check_41
dout	ofl		hold			initiali	zed to 1'b0		init check 42
dout	ufl		hold			initiali	zed to 1'b0		init check 43
dout	VI		hold			initiali	zed to 1'b0		init check 44
ol _			fail						
• o2			fail						
wptr			hold						



16

Undefined Value Propagation

No X-State in SystemC

- Are all registers initialized?
 - Uninitialized registers sources of X instability
- Other sources of X
 - Undefined operations
 - Multiple drivers
- If Xs occur, will this have a bad effect?
- Solutions?
 - SystemC Simulator has no notion of undefined values or RTL semantics
 - Formal can exhaustively analyze all conditions under which an X can propagate





OneSpin 360 DV SystemC

 $\mathbf{0}$

- ✓ Handles all sources of Xs
- ✓ Automated App to track X propagation
- Manual assertions (if Xs are allowed temporarily)

Undefined Operations

Example Array Out-Of-Bounds Access

Simulation

- Array address maybe larger than number of elements but no range checking
- Undefined behavior with diverse effects
- C++ checking tools slow and cumbersome
 - Std::vector not possible
- Trivial bugs are hard to find and debug

- Simulation does not complain and runs fine!
- DV-Inspect reports range violation error.



© Accellera Systems Initiative

OneSpin 360 DV-Inspect

- ✓ Exhaustive analysis
- ✓ Precise error location
- ✓ Easy debug

sc_signal<sc_uint<10> > intArr[10];
 :
int b = (large ? 10 : 5);
for(int i = 0; i <= b; ++i)
 intArr[i].write(0);</pre>

- Simulation does not complain but may crash if b = 10!
- DV-Inspect reports range violation error with b = 10 if ,large' is possible.



Array index violation

• A) Decription:

An array index violation occurs if an array is accessed using an index which exceeds the array bounds. Array index checks check for static and dynamic violations in all array accesses occurring in the HDL source code.

• B) Command to execute only these checks:

check_consistency -category array_index

• C) Example of the code:

const int TAPS=27; data_t delay_line[TAPS]; delay_line[wptr] = din_reg;

Array delay_line' which contain 27 elements (0 to 26), and it the code it accesses on 27th element.

Design Explorer Lint Browser Auto Checks	Dead-Code C	hecks 🛚	SAssertion Checks	Debug array_index_chec
🧭 Overall Auto-Check Status: mixed Auto-Check Validit	y: up_to_date			
ZInit Model Building General FSM Stick				
Name	Category	Statu	s Result	Check Name
1	• ! <any> •</any>	! <any< td=""><td>st • !</td><td>-</td></any<>	st • !	-
((data_t)*&(delay_line) +* long long'(uint_type'(rptr)))	array_index	hold		
<pre>- ((data_t)*&(delay_line) +* long long'(uint_type'(wptr)))</pre>	array_index	some fai		
array_index_check_79	array_index	fail (1)	out of index bound	s array_index_check_79
array_index_check_80	array_index	hold	within index bound	s array_index_check_80
array_index_check_81	array_index	hold	within index bound	s array_index_check_81

• D) Debug:

Debugging is possible by clicking "Debug" button. The debugger points to line where the problem occurs. Example is in the next slide.

• E) Reason to fix:

Another one of many code issues in SystemC is the array out of bounds problem. In case this issue persists, "delay_line" could have some undesired values. Index-out-ofbound can generate 'X' values or some unknown and incorrect design behavior. In hardware, a memory or register array may be addressed by another register or counter value leading to an accidental value . Again this can be hard to track in SystemC using a simulator. But formal is ideal of quickly identifying these problems, however the code structure appears that creates the issue.



© Accellera Systems Initiative



Array index violation - Debug

- Doorgin	Explorer 🛛	🗟 Lint Browser 🛛	🗑 Auto Checks 🛛	🗑 Dead-Code Checks 🛛	SAssertion Checks	Debug array_index_check_79		
🔊 🔶 - 👳	🕨 - 🔶 🔒 📑	1 😚 🔆 🗄 🗖 🖷	if(a) if(a) a J V	r driver driver driver driver value value wptr	type			
ath: 📲 [t	top]							ŀ
62	// Read	sample						
63	data_t	<pre>din_reg = din.re 0 0</pre>	ad();					
54								
65	sc_uint	: <clog2<taps>::va</clog2<taps>	lue> rptr = wptr; 0->1a 27->26					
66		nac = <mark>0</mark> ;)->1						
67 🔶		ine[wptr] = din_ 27->26 0	reg;					_
		\						lir
r.cpp (rea	ad-only view)						
ir.cpp (rea		0	1 2 t##-3	3 4	5 6 #-2	7 8 t##-1	9 <u>10</u>	11
			1 2 t##-3		5 6 #-2	7 8 t##-1	9 <u>10</u> t##	11
++ O	9	0 0	1 2 t##-3			7 8 t##-1		11 #0
	Clk rst ptr)))	0 0 fail hold		t#	#-2	7 8 t##-1		11
- © type'(w delay	<pre></pre>	0 0 fail hold	0, 0, 0, 0, 0, 0, 0, 0,		#-2	7 8 t##-1		¥0

• Reason of the violation: In this case, it is signal a "delay_line". Double-click on this signal to be pointed to its declaration (it is an array of 5 elements). Go back to where "delay_line" is assigned. Notice that it contains index "wptr". If you double-click on this index and follow its driver, you will be pointed to its reset value (in this case wptr=TAPS)



wptr = (TAPS); //bug1, should be TAPS-1, creates array index violation 27->26 27



54

SystemC Race Conditions

Simulation vs. Synthesis Mismatch

- SystemC simulation is sequential
- Standard forces simulators to execute threads sequentially
- No HDL-style "non-blocking" assignment
- Hardware is concurrent
- RTL processes work in parallel
- Synthesis result is parallel
- HLS requires careful management of concurrent access to shared memories



SYSTEMC



21

How does the designer guarantee no conflict?

Write/Write races

- A) Description: In SystemC designs, it is possible that write-write races occur among different processes. For all possibly affected signals, a write-write race check is generated, investigating whether such incident can happen.
- B) Command to execute only these checks: check_consistency –category write_write
- C) Example of the code:

```
void main () {
   signalWithRace[0]=true;
}
void top () {
   signalWithRace[0]=false;
}
```

- 📚 Design Explorer 💶 🛛 📚 Lint Browser 💷 🖉 Auto Checks 💷 🛛 🗑 Dead-Code Checks 💷 🔷 Assertion Checks 💷 Overall Auto-Check Status: mixed Auto-Check Validity: up_to_date Init Model Building General FSM Stick Name Category Status Result **Check Name** * ! <anv> + ! <any st + !
 </p> ...* long long'(uint type'(rptr))) array index hold - ... long long'(uint type'(wptr))) array index some fail array index check 79 fail (1) dex bounds array index check 79 array index hold ...dex bounds array index check 80 array index check 80 array index array index check 81 array_index hold ..dex bounds array index check 81 ...R21functionWithoutReturnEb no return ... = possible no return check 1 fail (1) ...ion by zero div zero check 1 ...1 SystemC/src/fir.cpp@110:1 div zero fail (1) ...1 SystemC/src/fir.cpp@110:2 div zero hold div zero check 2 holds ...1 SystemC/src/fir.cpp@110:3 div zero div zero check 3 hold holds ...1 SystemC/src/fir.cpp@110:4 div zero ...ion by zero div zero check 4 fail (2) ...1 SystemC/src/fir.cpp@110:5 div zero hold holds div zero check 5 signalWithRace write write fail (1) fails write write check 1
- D) Debug: Debugging is done by clicking on Status field "fail" or in this example: "fail (1) " field. Counter-example waveform with active code viewer will be opened in the new window. Example on the next slide
- E) Reason to fix: These checks can identify unintended races between processes and incorrect design behavior. Also, it can have an affect on simulation – synthesis mismatches.





Fixed Point Arithmetic in SystemC

Hard to Get The Precision Right in Complex Datapath

Data types sc_(u)fixed

- Sign + **n**-bit binary value (like signed Verilog types)
- Additional **m** bits binary fraction
- Bit value: a[i] * 2^i
 [fractional bits: 0.5, 0.25,...]

Fully template-based classes

- Overloaded arithmetic operators, casts, constructors
- Can perform arithmetic on operands with different # of digits before/after decimal point

Advantages

- Easy to write compact arithmetic
- Implementation complexity hidden from user

However

- Problematic to find "right" bit widths
 - Too many bits: unnecessary complexity
 - Too few bits: overflows and functional errors
- Hard to determine bit widths using simulation
 - Too many possible combinations





Fixed Point Precision App

Automated Redundancy and Overflow Checks



Check for overflow

- Check all operations for signed/unsigned overflow
- Full automation, no need for stimulus
- Prove absence of overflows
- Show traces of overflow scenarios

Check for redundant bits

- Checks uppermost bits for redundancy
- Automated, no need for stimulus
- Reports fixed point signals with redundant bits



Available for sc_ standard types and HLS IP libraries

SYSTEMC[™] VOLUTION DAY 28, 2021 | VIRTUAL WORKSHOP

24

Integer (Redundant) checks

Autochecks categories

A) Description:

Integer checks are created for each signed or unsigned signal of the current unit. An integer check tests whether there are redundant bits in the signal. For an unsigned integer, it tests the most significant bits for constant. If the topmost bits are constantly zero, they are redundant and are flagged. For a signed integer, the tool tests whether the most significant bits always equal the sign bit. If so, the redundant bits are flagged.

B) Command to execute only these checks:

check_consistency -category integer

• C) Example of the code:

sc_uint<nbits<TAPS>::value> wptr;

This signal contains some leading redundant bits.

- **D) Debug:** Debugging is done by clicking "Go to Source" button. The tool points you to the line where the signal is declared.
- **E) Reason to fix:** If a signal contains redundant bits, it may save area during HLS synthesis and make SystemC code efficient if the user removes these redundant bits.



🖊 Init	📕 Model Building	0	General	FSM		Stick					
	Name		Cate	gory		Status			Result		Check Name
!		+	! <any:< td=""><td>> *</td><td>1</td><td><any st<="" td=""><td>tal +</td><td>1</td><td></td><td>*</td><td></td></any></td></any:<>	> *	1	<any st<="" td=""><td>tal +</td><td>1</td><td></td><td>*</td><td></td></any>	tal +	1		*	
	olden/src/fir.cpp@70		truncation	n		I (1)		can	overflow		truncation_check_
	olden/src/fir.cpp@70		truncatio	n	fai	l (2)		can	overflow		truncation_check_2
in/g	olden/src/fir.cpp@70	:3	truncation	n	ho	ld		nev	er overflows		truncation check 3
buf cr	nt		integer		op	en		unk	nown		integer check 59
coeffs	5		integer		SOL	ne fail				1	
delay	line		integer		ho	ld					
dout			integer		ho	ld		no l	eading redundant bits		integer check 28
highe	st		integer		ho	ld		no l	eading redundant bits		integer check 57
lowes	t		integer		ho	ld		no I	eading redundant bits		integer check 58
01			integer		ho	ld		no l	eading redundant bits		integer check 29
o2			integer		ho	ld		no l	eading redundant bits		integer check 61
wptr			integer		fai			fou	nd leading redundant bits		integer check 60



Truncation (Overflow) check

General category

- A) Description: A truncation check tests whenever overflow can happen. If the result of an integral operation is used in a context, that does not match the self-determined size or signedness of the operation, then relevant bits may be lost. The same issue may happen if some integral value is assigned to a variable with different size or signedness. For all possibly affected expressions, a truncation check is generated, investigating whether such incident can happen.
- B) Command to execute only these checks:

check_consistency –category truncation

• C) Example of the code:

```
sc_in<sc_uint<4> > in;
sc_uint<5> lvar;
lvar = in.read() * 10;
```

🗢 Desi	gn Explorer 🛛	S Lint Brow	sei		🛛 🕅 Au	to Ch	eck	s 🛛	Dead-C	ode	Checks 🛛	S A	ssertion Checks 🛛
Ø 01	verall Auto-Che	ck Status: <mark>m</mark>	ixe	d /	Auto-C	heck	Val	idity:	up_to_dat	e			
I nit	Model Build	ing K Gene	eral		FSM	St	ick						
	Name			C	ategoi	γ ^		S	tatus		Result		Check Name
!			-	!	<any></any>	*	!	<any< td=""><td>/ status> -</td><td>!</td><td></td><td>*</td><td></td></any<>	/ status> -	!		*	
s/4	1.1_SystemC/sro	/fir.cpp@68:	1	trur	ncatior	1	ho	ld		ne	ver overflow	S	truncation_check_1
s/4.1 SystemC/src/fir.cpp@68:2 truncation					ho	ld		ne	ver overflow	s	truncation_check_2		
s/4	1.1_SystemC/sro	/fir.cpp@68:	3	trur	ncation	1 I	ho	ld		ne	ver overflow	s	truncation_check_3
/4.	1_SystemC/src/	fir.cpp@104	1	trur	ncatior	1	fai	I (1)		ca	n overflow		truncation_check_4
/4.	1_SystemC/src/	fir.cpp@104:	2	trur	ncation	1 I	ho	ld		ne	ver overflow	s	truncation_check_5
/4.	1 SystemC/src/	fir.cpp@104:	:3	trur	cation	1	ho	ld		ne	ver overflow	s	truncation check 6
/4.	1_SystemC/src/	fir.cpp@104:	:4	trur	ncation	1 I	fai	I (2)		ca	n overflow		truncation_check_7
/4.	1_SystemC/src/	fir.cpp@104:	:5	trur	cation	1 I	ho	ld		ne	ver overflow	s	truncation_check_8

- **D) Debug:** Debugging is done by clicking on Status field "fail" or in this example: "fail (1) " field. Counter-example waveform with active code viewer will be opened in the new window. Example on the next slide
- E) Reason to fix: If overflow happens, it can cause an incorrect value and imprecise results. Fixing it before HLS can save a lot of effort to detect issue on generated RTL code



Toggle Checks

- "Stuck at" checks
- Easily determines which bits are not used or <u>not tested</u>!

Session Se	EC	Edit <u>CC/MV</u> EC <u>Tools Window</u>	× ^ ^ & Q Q Q Z	🗅 !! A` A` 🧳	
-		eck Status: mixed Auto-Check Vali			
nstance	Module	Init Model Building Ger			
🗈 [top]	FIR	Name	Status	Result	Check N
		1	! <any status=""></any>	* !	-
		 blk1.top.blk3.mac 	hold		
		blk1.top.blk3.mac[0]	hold	toggles	stick_check_302
		blk1.top.blk3.mac[1]	hold	toggles	stick check 303
		blk1.top.blk3.mac[2]	hold	toggles	stick check 304
		blk1.top.blk3.mad[3]	hold	toggles	stick check 305
		blk1.top.blk3.mad[4]	hold	toggles	stick check 306
		blk1.top.blk3.mac[5]	hold	toggles	stick_check_307
		blk1.top.blk3.mac[6]	hold	toggles	stick_check_308
		blk1.top.blk3.mac[7]	hold	toggles	stick_check_309
		blk1.top.blk3.mac[8]	hold	toggles	stick_check_310
		blk1.top.blk3.mac[9]	hold	toggles	stick_check_311
		blk1.top.blk3.mac[10]	hold	toggles	stick_check_312
		blk1.top.blk3.mac[11]	hold	toggles	stick_check_313
		٩			,







DeadCode check

Dead-Code Checks category

- A) Description: A line of code is called dead code if it is not visited in any execution trace. Lines can be unreachable, for example, if the condition of an enclosing control structure never becomes true, thus always preventing it from being executed. For each control structure, a corresponding dead code check is generated, which checks reachability of the associated line or block of source code.
- B) Command to execute only these checks: check_consistency –category dead_code
- C) Example of the code:

```
if (in.read() & !in.read() ) {
    tmp = 1;
}
```

🗞 Design Explorer 💷 🔷 Lint Br	owser 🛛 🗑 Auto Ch	ecks 🛚 🖉 Dead	-Code Checks 🛛	SAssertion Checks
🧭 Dead-Code Check Status: 🕇	nixed Dead-Code Cl	neck Validity: up	_to_date	
Dead-Code				
Source	 Check Nam 	ne Status	Result	Block Type
!	•	! <any st<="" td=""><td>ta - ! <any resul<="" td=""><td>It> - ! <any type=""></any></td></any></td></any>	ta - ! <any resul<="" td=""><td>It> - ! <any type=""></any></td></any>	It> - ! <any type=""></any>
FIR		some fail		11
fir.cpp:36.1-45.1	d code chec	k 22 hold	reachable (1)	process
- fir.cpp:48.1-116.1	dead code ch	eck 1 dead co	de reachable (1)	process
fir.cpp:50.2-57.2	dead code ch	eck 2 hold	reachable (1)	wait
 fir.cpp:60.11-115.2 	dead code ch	eck 3 dead co	de reachable (1)	statement
fir.cpp:61.10-86.8	dead code ch	eck 6 dead co	de reachable (1)	wait
fir.cpp:87.10-89.3	d code chec	k 15 hold	reachable (1)	if
fir.cpp:89.10-92.3	d code chec	k 16 fail	unreachable	else
fir.cpp:95.3-112.3	d code chec	k 17 hold	reachable (1)	wait
fir.cpp:114.3	d code chec	k 20 hold	reachable (2)	wait

- **D) Debug:** Debugging is done by clicking on Status field "fail" or in this example: "fail / unreachable " fields. Part of the code that is not reachable will be opened in the new window. Example on the next slide
- **E) Reason to fix:** Pointing to unintentional design issues prior to HLS. Helping HLS tools to improve synthesis runtime.





Division by 0 Model Building category

- A) Description: Division-By-Zero checks are generated for all arithmetic divisions occurring in SystemC source code, checking whether the divisor is always different from zero.
- B) Command to execute only these checks: check_consistency –category div_zero
- C) Example of the code:

```
out = tmp / in.read();
```

Design Explorer Lint Brow	/ser 🛛 🕅 Auto (Checks 🛚 🛛	Dead-Code Checks	Assertion Checks
🤣 Overall Auto-Check Status: n	nixed Auto-Cheo	ck Validity: u	p_to_date	
Init Model Building Generation	eral FSM	Stick		
Name	Category	Status	Result	Check Name
•	! <any> -</any>	! <any -<="" st="" td=""><td>•</td><td></td></any>	•	
* long long'(uint_type'(rptr)))	array_index	hold		
<pre> long long'(uint_type'(wptr)))</pre>	array_index	some fail		
array_index_check_79	array_index	fail (1)	t of index bounds	array_index_check_79
array index check 80	array index	hold	hin index bounds	array index check 80
array index check 81	array index	hold	hin index bounds	array index check 81
R21functionWithoutReturnEb	no_return	fail (1)	result = possible	no_return_check_1
1 SystemC/src/fir.cpp@110:1	div zero	fail (1)	division by zero	div zero check 1
1_SystemC/src/fir.cpp@110:2	div zero	hold	holds	div_zero_check_2
1_SystemC/src/fir.cpp@110:3	div_zero	hold	holds	div_zero_check_3
1 SystemC/src/fir.cpp@110:4	div zero	fail (2)	division by zero	div zero check 4
1_SystemC/src/fir.cpp@110:5	div zero	hold	holds	div_zero_check_5
signalWithRace	write_write	fail (1)	fails	write write check 1

- **D) Debug:** Debugging is done by clicking on Status field "fail" or in this example: "fail (1) " field. Counter-example waveform with active code viewer will be opened in the new window. Example on the next slide
- **E) Reason to fix:** These checks can identify unintended division by zero and by fixing them will prevent potential 'X' values to be propagated to output.





Function without return Model Building category

• A) Description: Function-Without-Return checks test whether each possible control path through a function ends with a return statement. With SystemC standard it is possible to have function without return, but that can cause undefined return value and have wrong influence on the design functionality

📚 Design Explorer 🗉 🛛 📚 Lint Browser 🗉 🖉 Auto Checks 💷 🖉 Dead-Code Checks 💷 📚 Assertion Checks 💷

- Overall Auto-Check Status: mixed Auto-Check Validity: up_to_date B) Command to execute only these checks: Init Model Building General FSM Stick Result Check Name Name Category Status check_consistency -category no_return • ! <any st • ! C) Example of the code: ...* long long'(uint_type'(rptr))) array_index hold ... long long'(uint_type'(wptr))) array_index some fail array index check 79 array index fail (1) out of index bounds array index check 79 array index check 80 array index hold within index bounds array index check 80 int main () { array index check 81 array index hold within index bounds array index check 81 .R21functionWithoutReturnEb no return fail (1) no return check 1 exit without result = possible if (tmp) ...1 SystemC/src/fir.cpp@110:1 div zero fail (1) division by zero div zero check 1 div zero check 2 ...1 SystemC/src/fir.cpp@110:2 div zero hold holds ...1 SystemC/src/fir.cpp@110:3 div zero hold holds div zero check 3 out = 1; ...1 SystemC/src/fir.cpp@110:4 div zero fail (2) div zero check 4 division by zero ...1 SystemC/src/fir.cpp@110:5 div zero holds div zero check 5 hold write write check 1 signalWithRace write write fail (1) fails
- **D) Debug:** Debugging is done by clicking on Status field "fail" or in this example: "fail (1) " field. Counter-example waveform with active code viewer will be opened in the new window. Example on the next slide
- **E) Reason to fix:** These checks can identify unintended function without return and fixing them can prevent unknown values that can be assigned during function call





Resolution X Checks

- GUIID: resolution_x
- Languages: SystemC
- Type: Safety
- Counter example: Yes

Checks if a resolved signal can become 'X'

- resolution_x checks are generated for signals in systemc (including each individual bit of it) with multiple drivers
- Implement X value in the SystemC Synthesizable Standard





Shift Checks

- GUI ID: shift
- Languages: SystemC
- Type: Safety
- Counter example: Yes
- Command: check_consistency –category shift

Checks if a signal can become '0' by shifting its value too many times



Other Capabilities





SystemC Property Checking Solution

Leveraging SVA on SystemC

- Test specification elements against algorithm
- Consistent SystemVerilog assertions pre- and post-synthesis
- Check about Specific SystemC Standard implementatios





Code





Assertion Based Verification

Assertion Classification

Туре	assert	assume	cover
Description	Assertion	Constraint	Cover point
Purpose	Monitor DUT behavior	"Monitor" DUT inputs	Collect coverage data
Simulation	Eliminate 'fa	Achieve 'pass' in TBs	
Formal	Ensure absence of 'fail' by proving assertion	Assume absence of 'fail' (never show trace where assume fails)	Automatically find 'pass' or prove absence of 'pass'

- Distinction between assert/assume only important for formal
- Formal typically requires assumes in order to avoid unrealistic fails for asserts





OneSpin with HLS Partnership

Design Verification Solution for HLS tools

- Cooperation with HLS teams
- Support of HLS libraries and coding
- Provides *independent* check on HLS flow

More efficient analysis and debug of C++/SystemC model prior high-level synthesis



Re-Use of assertions and apps on RTL for consistency

Use formal first! Improves verification flow! Gets working RTL faster!





OneSpin SystemC/C++ Solution

Enabling the HLS Flow

SystemC/C++ Hardware Verification

- Currently tools do not address verification challenges
- HLS driving need for pre-synthesis verification

Language and Algorithm Verification Needs

- SystemC artifacts cause problems downstream
- Algorithm verification can be accelerated with automation

OneSpin: Unique SystemC Formal Solution

- Automation to significantly improve SystemC testing
- SystemVerilog assertions for flow continuity



© Accellera Systems Initiative

For more information, please visit

www.onespin.com



Thank You!





Disclaimer

- © Siemens 2021
- Subject to changes and errors. The information given in this document only contains general descriptions and/or performance features which may not always specifically reflect those described, or which may undergo modification in the course of further development of the products. The requested performance features are binding only when they are expressly agreed upon in the concluded contract.
- All product designations may be trademarks or other rights of Siemens AG, its affiliated companies or other companies whose use by third parties for their own purposes could violate the rights of the respective owner.





Copyright Permission

 A non-exclusive, irrevocable, royalty-free copyright permission is granted by **OneSpin: A Siemens Business** to use this material in developing all future revisions and editions of the resulting draft and approved Accellera Systems Initiative **SystemC** standard, and in derivative works based on the standard.



