



SYSTEM C™

EVOLUTION DAY

OCT 23, 2018 | MUNICH | GERMANY



© Accellera Systems Initiative



EVOLUTION DAY
OCT 23, 2018 | MUNICH | GERMANY

WARM WELCOME to 3rd SystemC Evolution Day!

- **Review: SystemC Evolution Day 2017**
 - Successful event last year hosted at TU Munich



- **Today**
 - Third edition, first time collocated with DVCon
 - 78 registrations
 - 30 companies, 2 universities
 - Let's have good discussions and insights for further evolving SystemC!

Welcome @ Holiday Inn



For good discussions – coffee and food is a must have ;-)

Event Sponsor

cādence®

Mentor®
A Siemens Business

SYNOPSYS®



Special Thanks*

- **Organization Team**

- Andrew Stevens, Volkan Esen, Infineon
- Oliver Bell, Philipp Hartmann, Intel
- Martin Barnasconi, Joachim Geishauser, NXP

- **Logistics and Organization**

- Lynn Bannister-Garibaldi, Accellera

- **Moderators**

- Karsten Einwich, COSEDA Technologies GmbH
- Martin Barnasconi, NXP
- Dragos Dospinescu, AMIQ
- Joachim Geishauser, NXP; Ingo Feldner, Robert Bosch
- Jakob Engblom, Intel

* In order of appearance

Morning program

09:30 – 10:00	Welcome coffee – sponsored by Accellera
10:00 – 10:15	Introduction
10:15 – 10:45	Brief SystemC Working Groups standardization update
10:45 – 11:15	#1: SystemC AMS update <i>Karsten Einwich, COSEDA Technologies GmbH</i>
11:15 – 11:45	Coffee break – sponsored by Accellera
11:45 – 12:45	#2: SystemC multi-language requirements <i>Martin Barnasconi, NXP; Faris Khundakjie, Intel; Alex Chudnovsky; Vitaly Yankelevich, Cadence; Warren Stapleton; Bryan Sniderman, AMD</i>
12:45 – 14:00	Lunch break – courtesy of Accellera, Cadence, Mentor a Siemens Business, and Synopsys

Afternoon program

12:45 – 14:00	Lunch break – courtesy of Accellera, Cadence, Mentor a Siemens Business, and Synopsys
14:00 – 15:00	#3: Where are we on CCI? <i>Jakob Engblom, Intel</i>
14:30 – 15:30	#4: Functional coverage for SystemC (FC4SC) <i>Dragos Dospinescu, AMIQ</i>
15:30 – 16:00	Coffee break – sponsored by Accellera
16:00 – 16:45	#5: TLM developments & proposals <i>Joachim Geishauser, NXP; Ingo Feldner, Robert Bosch</i>
16:45 – 17:30	Open discussion on SystemC standards
17:30-17:45	Wrap-up & Closing

Results collection

- In the **Technical Sessions**, please
 - nominate a **secretary to take minutes**
 - prepare **summary** for follow-up discussions
 - Main consensual/controversial points
 - Next steps in Accellera (including owners and destination WGs)
- Detailed results will be forwarded to Accellera WGs
 - Including presented material
 - **Join Accellera WGs** to continue your participation!

SYSTEMC WG UPDATES

Accellera SystemC Working Groups

- **Language Working Group (LWG)**
 - Chairs: Philipp A. Hartmann (Intel), *Andy Goodrich (Allied member)*
- **Transaction-Level Modeling Working Group (TLMWG)**
 - Chair: Bart Vanthournout (Synopsys)
- **Analog/Mixed-Signal Working Group (AMSWG)**
 - Chairs: Martin Barnasconi (NXP), Christoph Grimm (TU Kaiserslautern)
- **Configuration, Control & Inspection Working Group (CCIWG)**
 - Chairs: Trevor Wieman (Intel), Bart Vanthournout (Synopsys)
- **Synthesis Working Group (SWG)**
 - Chairs: Andres Takach (Mentor), Mike Meredith (Cadence)
- **Datatypes Working Group (SDTWG)**
 - Chairs: Mark Johnstone (NXP) *-serving chair*
- **Verification Working Group (VWG)**
 - Chairs: Stephan Schulz (Bosch), Bas Arts (NXP)

IEEE related Working Groups

- **P1666**
 - IEEE Standard for Standard SystemC Language Reference Manual Working Group (LWG)
 - Latest version: IEEE 1666-2011, published 2012-01-09
 - Chair: Jerome Cornet (ST Microelectronics)
 - PAR approved, P1666 WG starts in November
- **P1666.1**
 - IEEE Standard for Standard SystemC(R) Analog/Mixed-Signal Extensions Language Reference Manual
 - Latest version: IEEE 1666.1-2016, Published 2016-04-06
 - Chair: Martin Barnasconi (NXP)
 - P1666.1 WG not active at the moment

SystemC WG's update

- SystemC AMS
 - AMS User's Guide release postponed to December 18
- SystemC Language
 - SystemC Reference Implementation version 2.3.3 released
 - IEEE P1666 WG starts Nov'18
 - TLM-CAN contribution from Bosch + ST Microelectronics
- SystemC CCI
 - Preparing next steps: checkpointing and/or register introspection
- SystemC Synthesis: *no update*
- SystemC Verification:
 - Finalizing UVM-SystemC 1.0beta2

Other topics

- Preparation ongoing for Accellera public repositories
 - Finalizing rules and documents for contributing
- Aligned SystemC Roadmaps?
 - Each working group is requested to make a 3-year roadmap (internal Accellera document only)
 - Proposal to start X-WG alignment as soon as first drafts are available
- Community / WG building
 - Explore ways to grow SystemC community and WG participation level
 - Any ideas? (e.g. Bootcamps?)

For more information contact ipr-chair@lists.accelera.org

ACCELLERA SYSTEMS INITIATIVE IP RIGHTS POLICY SLIDES

Accellera IP Rights Fundamentals

- All participants in an Accellera WG meeting must abide by the Accellera IP Rights Policy which can be found at www.accelera.org/about/policies/
- The Accellera Board and its committees operate in an open manner. To that end, no material submitted to the Accellera Board or its committees will be accepted or considered if it contains any statement that places any burden on the recipient(s) with respect to confidentiality or copyright. Any communication or other collateral material, including electronic mail, containing language with such restrictive wording will not be accepted or considered.
- Slide presentations at any Accellera meeting containing a copyright notice(s) from the presenter's employer or a company that the presenter represents will be accepted only if a duly filled-in copyright permission template slide is the first slide (after the title slide) in the presentation.

Participants, Patents, and Duty to Inform

All participants in this meeting have certain obligations under Accellera's IP Rights Policy

Participants:

- Shall inform Accellera (or cause Accellera to be informed) of the identity of each holder of any potential Essential Patent Claims of which they are personally aware if the claims are owned or controlled by the participant or the entity the participant is from, employed by, or otherwise represents
 - “Personal awareness” means that the participant is personally aware that the holder may have a potential Essential Patent Claim, even if the participant is not personally aware of the specific patents or patent claims
- Should inform Accellera (or cause Accellera to be informed) of the identity of any other holders of such potential Essential Patent Claims (that is, third parties that are not affiliated with the participant, with the participant's employer, or with anyone else that the participant is from or otherwise represents)
- The above does not apply if the patent claim is already the subject of an Accepted Letter of Assurance that applies to the proposed standard(s) under consideration by this group
- Early identification of holders of potential Essential Patent Claims is strongly encouraged
- No duty to perform a patent search

IPR and Patent-Related Documents

- All participants should be familiar with their obligations under the Accellera IP Rights Policy, including the antitrust and competition law guidelines. The IP Rights Policy and related documents are available at:

<http://www.accellera.org/about/policies/>

If you have questions, contact the Accellera Systems Initiative IP Rights Committee Administrator at ipr-chair@lists.accellera.org or visit www.accellera.org

This slide set is available at:

http://www.accellera.org/about/policies/accellera_systems_initiative_IPR_slides.pdf

Morning program

09:30 – 10:00	Welcome coffee – sponsored by Accellera
10:00 – 10:15	Introduction
10:15 – 10:45	Brief SystemC Working Groups standardization update
10:45 – 11:15	#1: SystemC AMS update <i>Karsten Einwich, COSEDA Technologies GmbH</i>
11:15 – 11:45	Coffee break – sponsored by Accellera
11:45 – 12:45	#2: SystemC multi-language requirements <i>Martin Barnasconi, NXP; Faris Khundakjie, Intel; Alex Chudnovsky; Vitaly Yankelevich, Cadence; Warren Stapleton; Bryan Sniderman, AMD</i>
12:45 – 14:00	Lunch break – courtesy of Accellera, Cadence, Mentor a Siemens Business, and Synopsys