# Temporal assertions in SystemC

Mikhail Moiseev, Intel Corporation Leonid Azarenkov, Intel Corporation Ilya Klotchkov, Intel Corporation





# **Copyright Permission**

 A non-exclusive, irrevocable, royalty-free copyright permission is granted by Intel Corporation to use this material in developing all future revisions and editions of the resulting draft and approved Accellera Systems Initiative SystemC standard, and in derivative works based on the standard.





### Current SystemC assertions and error reporting

- sc\_report\_handler::report with pre-defined macros
  - SC\_REPORT\_FATAL (const char\*, const char\*)
  - SC\_REPORT\_ERROR (const char\*, const char\*)
  - SC\_REPORT\_WARNING (const char\*, const char\*)
  - SC\_REPORT\_INFO (const char\*, const char\*)
  - sc\_assert(bool) which is SC\_REPORT\_FATAL
- C++ assert(bool)





# SystemVerilog assertions (SVA)

- Immediate assertion
  - assert(expr)
  - assert(expr) else ...
- Concurrent assertions
  - Run in always block
    - assert property (req |-> resp);
    - assert property (req |=> resp);
    - assert property (req |-> ##1 resp);
    - assert property (req |-> ##[1:2] resp);
  - Run in module scope with event specified
    - assert property (@(posedge clk) req |-> resp);
    - assert property (@(negedge clk) req |-> ##[1:2] resp);
- Combining sequences: and, intersect, or, ...
- Local variables in property
- System functions: \$rose, \$fell, \$stable, \$past, ...





# Temporal assertions in SystemC

- Extend existing SystemC assertions with temporal properties
  - Look similar to temporal SystemVerilog assertions (SVA)
- Use the assertion
  - in SystemC simulation
  - to generate equivalent SVA in high level synthesis
- Intended for hardware design, consider SystemC synthesizable subset





#### Temporal assertion interface

- Temporal assertions placed in
  - Module scope
    - SCT\_ASSERT (LHS, TIME, RHS, EVENT)
    - SCT\_ASSERT (RHS, EVENT), short form of previous where LHS is *true* and time is 0
  - Thread process function scope
    - SCT\_ASSERT (LHS, TIME, RHS)
    - SCT\_ASSERT\_LOOP (LHS, TIME, RHS, ITER)

*LHS* – antecedent assertion expression (pre-condition)

TIME – temporal condition is specific number of cycles or time interval in cycles

RHS – consequent assertion expression, checked to be true if pre-condition was true (post-condition)

*EVENT – cycle event* 

*ITER – loop iteration counter variable(s), comma separated in arbitrary order* 







#### Temporal assertions in module scope

- Assertions in module scope avoid to clutter design function code
  - access module fields: signals, ports, ...
  - require an event which is clock positive, negative or both edges

```
// A and B some expressions can be evaluated as bool
SCT_ASSERT(A, SCT_TIME(0), B, clk.neg());
SCT_ASSERT(A, SCT_TIME(1), B, clk.neg());
SCT_ASSERT(A, SCT_TIME(3,1), B, clk);
SCT_ASSERT(A, (2), B, clk);
SCT_ASSERT(A, (4,0), A, clk);
SCT_ASSERT(B, clk.pos());
```





#### Temporal assertions in module examples

#### // A.cpp

```
static const unsigned T = 3;
static const unsigned N = 4;
sc_clk_in clk{"clk"};
sc_in<bool> req{ "req"};
sc_out<bool> resp{"resp"};
sc_signal<sc_uint<8>> val{"val"};
sc_vector<sc_signal<bool>> enbl{"enbl",N};
...
```

```
SCT_ASSERT(req, (1), resp, clk.neg());
SCT_ASSERT(req, (1,2), val.read()== N, clk);
SCT_ASSERT(enbl[0], (3), enbl[1], clk);
SCT_ASSERT(req || !resp, clk.pos());
```

#### `ifndef SVA OFF

. . .

```
A10: assert property(@(negedge clk) req |=> resp);
A11: assert property(@(clk) req |-> ##[1:2] val == 4);
A12: assert property(@(clk) enbl[0] |-> ##3, enbl[1]);
A13: assert property(@(posedge clk) 1 |-> req || !resp);
`endif // SVA_OFF
```





### Temporal assertions in function

- Assertions in function scope can access local variables
- Assertions placed in reset section or after it before main loop
  - assertions after reset not executed during reset
- Special kind of assertions used inside of loops
  - intended for array/vector of modules, signals, ports or others

```
// A and B some expressions can be evaluated as bool
SCT_ASSERT(A, SCT_TIME(0), B);
SCT_ASSERT(A, SCT_TIME(1), B);
SCT_ASSERT(A, SCT_TIME(3,1), B);
```

```
for (int j = 0; j < M; ++j) {
    SCT_ASSERT_LOOP(A, SCT_TIME(1), B, j); // A and B expressions depends on j</pre>
```





### Temporal assertions in function examples

```
always ff @ (posedge clk or negedge nrst) begin
void thread proc() {
                                                 if (~nrst) begin
   // Reset section
   // ...
                                                 end else begin
   // Assertions in reset section
                                                    . . .
   SCT ASSERT(req, SCT TIME(1), ready);
                                                 `ifndef SVA OFF
  wait();
                                                   // Assertions after reset section
   // Assertions after reset section
                                                   sctAssertLine33:
   SCT ASSERT(req, (2,3), resp);
                                                     assert property (req |-> ##[2:3] resp);
                                                 `endif // SVA OFF
   // Main loop
                                                 end
                                              `ifndef SVA OFF
   while (true) {
                                                 // Assertions from reset section
      // No assertion in main loop
                                                 sctAssertLine30:
      wait();
                                                   assert property (req |=> ready);
`endif // SVA OFF
                                              end
```





#### Temporal assertions in loop examples

```
static const unsigned N = 4;
static const unsigned M = 3;
sc vector<sc signal<bool>> e{"e", N};
sc vector<sc signal<bool>>>
a{"a", N}; // N x M
. . .
void thread proc() {
  for (int i = 0; i < N; ++i) {
   SCT ASSERT LOOP(e[i], (1), !e[i], i);
   for (int j = 0; j < M; ++j) {
     SCT ASSERT_LOOP(a[i][j], (2),
                     a[i][M-j-1], i, j);
  } }
  wait();
```

```
always ff @ (posedge clk or negedge nrst) begin
   • • •
`ifndef SVA OFF
    for (integer i = 0; i < 4; ++i) begin
     sctAssertLine70:
        assert property (e[i] |=> !e[i]);
    end
    for (integer i = 0; i < 4; ++i) begin
    for (integer j = 0; j < 3; ++j) begin
      sctAssertLine72:
         assert property (a[i][j] |-> ##2
                          a[i][3-j-1]);
        end
    end
`endif // SVA OFF
end
```





. . .

#### Temporal assertions in an industrial module

// Port ready cannot be de-asserted w/o request
SCT\_ASSERT(resetn && this->core\_req && (!arvalid || !this->clocks\_match) && arready,
SCT TIME(1), !resetn || arready, this->core clk.pos());



© Accellera Systems Initiative



# Implementation details

- The assertions are implemented with *SCT\_ASSERT* and *SCT\_ASSERT\_LOOP* macros
- In SystemC simulation
  - Dynamic allocation of a sct\_property\_expr class which captures LHS and RHS as lambdas. This
    class operator() evaluates lambdas and stores pre- and post-condition traces in specified time
    interval, checks post-condition if pre-condition was true and reports error in case of violation
  - Create spawned method process sensitive to EVENT or current thread process event, which runs sct\_property\_expr()
  - Registration of the sct\_property\_expr instance in a static map with hash calculated for assertion string, process name and loop iteration(s). That ensures one sct\_property\_expr instance for an assertion in each module instance and loop iteration
- Implemented in C++11





#### Translation to SVA in HLS mode

- Translation to SVA if \_\_\_\_\_\_\_ is defined
  - Provide code in form easy to parse by an HLS tool
- *SCT\_ASSERT* in function replaced with *sct\_assert\_in\_proc\_func()* function call
- SCT\_ASSERT in module scope replaced with sct\_property\_mod type variable declaration
  - The variable name constructed with line number where SCT\_ASSERT placed

```
template<class T1, class T2>
void sct_assert_in_proc_func(bool lhs, bool rhs, const char* name, T1 lo, T2 hi){}
```





### Evaluation results: artificial examples

Design	Number of processes	Assertions	SystemC simulation time increase
Summator	2	One assertion w/o pre-condition, single time	10%
		One assertion with pre-condition, single time	12%
		One assertion with pre-condition, time interval (1,3)*	13%
		One assertion with pre-condition, time interval (10,30)*	15%
FIFO	5	One assertion checks FIFO is not empty after push	4%
		Four assertions check main FIFO properties	17%

*\* time interval in number of cycles* 



### Evaluation results: industrial designs

Design	Number of processes	Number of assertions	SystemC simulation time increase	Verilog simulation time increase
А	71	19	11%	15%
В	68	21	16%	15%
С	101	22	5%	5%
D	109	41	14%	11%
E	212	38	4%	6%





# Intel Compiler for SystemC

- All the code examples and SVA generated with Intel<sup>®</sup> Compiler for SystemC\* (ICSC)
- ICSC translates cycle-accurate SystemC code to synthesizable SystemVerilog
  - SystemC synthesizable standard full support
  - Arbitrary C++ at elaboration phase, including module constructors
  - C++11/14/17 support
  - Human-readable generated Verilog code
  - CMake based project, no pragmas and other code pollution
  - Fast translation procedure, seconds to a few minutes
- ICSC open source tool, available under Apache 2.0 license
  - <u>https://github.com/intel/systemc-compiler</u>





#### Temporal assertion sources

- Assertion implementation available
  - <u>https://github.com/intel/systemc-compiler</u> in <u>components/common</u>
  - sct\_assert.h macros definition
  - sct\_property.h/sct\_property.cpp sct\_property\_expr and sct\_property\_storage definition
  - sct\_assert.patch trivial patch for SystemC to get current process sensitivity



# Conclusion

- We propose
  - Evaluate and improve the temporal assertions to finalize interface and implementation
  - Add the assertions in SystemC distribution and update IEEE1666
  - Add immediate and temporal assertions into Synthesizable subset standard

