Matchlib: A New Open-source Library to Enable Efficient Use of High Level Synthesis

Stuart Swan, Platform Architect,

Mentor, A Siemens Business

stuart_swan@mentor.com







Copyright Permission

 A non-exclusive, irrevocable, royalty-free copyright permission is granted by Mentor, A Siemens Business to use this material in developing all future revisions and editions of the resulting draft and approved Accellera Systems Initiative SystemC standard, and in derivative works based on the standard.





What is NVIDIA MatchLib?

- Good 20 minute intro video here:
 - <u>https://www.youtube.com/watch?v=n8_G-CaSSPU</u>







Key Parts of MatchLib

- "Connections"
 - Synthesizeable Message Passing Framework
 - SystemC/C++ used to accurately model concurrent IO that synthesized HW will have
 - Automatic stall injection enables interconnect to be stress tested in SystemC
 - Supports message latency and capacity back-annotation into pre-HLS model
- Parameterized AXI4 Fabric Components
 - Router/Splitter
 - Arbiter
 - AXI4 <-> AXI4Lite
 - Automatic burst segmentation and last bit generation
- Parameterized Banked Memories, Crossbar, Reorder Buffer, Cache
- Parameterized NOC components





MatchLib SystemC Model Characteristics

- Small
 - Typically 1/10 or less than the size of comparable RTL models
- Fast
 - Simulates ~30 times faster than RTL models in timing accurate mode
 - Simulates ~300 times faster than RTL models in blocking TLM mode (via compile time flag)
- Accurate
 - Not exactly RTL cycle accurate, but pretty close
 - Concurrent transactions in HW are modeled very accurately
- Fully automated path to placed gates via SystemC HLS
- Enables SW/FW models to be integrated via C++ host-code or CPU models
- Enables single-source model for HW and FW for full flow





MatchLib Results using HLS

RC17 SYSTEMC-BASED VERIFICATION

Functional and Performance Verification on SystemC models





FUNCTIONAL VERIFICATION

- Most verification run on SystemC/C++, signed off using C++ coverage tools
- Reuse of SystemC testbenches on HLS-generated RTL DUTs
- Automated stall injection and in-design assertions for improved coverage

PERFORMANCE VERIFICATION

- Sim-accurate SystemC models for Latency-Insensitive Channels
- Up to 30x speedup vs. RTL
- Less than 2.6% error in cycle count

RC17 SOC PHYSICAL DESIGN

87M Transistor SoC in TSMC 16nm FinFET

		RC17 Stats
	Die Size	4 mm ²
	Partitions	19 (5 unique)
	Frequency range	510 MHz - 1.96 GHz
	Voltage range	0.55-1.2 Volts
14 4 4	Performance (16b GMACS)	61.2-235.2
ock Generators	Max GMACS/W	192.1
	Programmability	ML workloads (NN inference, K-means)





Complexity/Risk in Modern Designs has Shifted...

- As an example, performance of ML / Vision chips is often in terms of trillions of MACs per second
- But, design and verification of MACs is not the hard part
- Hard part is often managing the movement of data in the chip across all scenarios
- Today's HW designs often process huge sets of data, with large intermediate results.
 - Machine Learning, Computer Vision, 5G Wireless
- The design of the memory/interconnect architecture and the management of data movement in the system often has more impact on power/performance than the design of the computation units themselves.





MatchLib + SystemC HLS Addresses Complexity / Risk in Modern Designs

- Evaluating and verifying memory/interconnect architecture at RTL level is often not feasible:
 - Too late in design cycle.
 - Too much work to evaluate multiple candidate architectures.
- The most difficult/costly HW (& HW/SW) problems are found during system integration.
 - If integration first occurs in RTL, it is very late and problems are very costly.
 - MatchLib + SystemC HLS lets integration occur early when fixing problems is much cheaper.





Simple Example: AXI4 DMA using MatchLib



The DMA performs a memory copy using AXI4 bursts



AXI4 DMA Waveforms Before HLS (SystemC simulation)

	32'h00001180	0000000	0		00001	1100	1000	01180						
	4'h0	0												
	8'h0f	00		, Of										
	64'h00000000	0000000	00000000	00 11										000
	4'h0	0												
/SystemC/top/dma_r_master_r_msg/last	1'h1													
	2'h0	0												
	32'h00004180	0000000	0	1000	0400	00	1000	04080	100	004100	Ϊ	0000418	0	
// /SystemC/top/dma_w_masteraw_msg/id	4'h0	0												
/// /SystemC/top/dma_w_masteraw_msg/len	8'h0f	00		, Of										
/> /SystemC/top/dma_w_masterb_msg/id	4'h0	0												
	2'h0	0												
/www.www.www.com/www.com/ster_w_msg/data	64'h00000000	0000000	00000000	00										(00
/SystemC/top/dma_w_master_w_msg/last	1'h1				\square					i				
	8'h00	00												
				· ·	T									

Read and write burst streams are concurrent.

Automatic AXI4 burst address segmentation

Read/write bus utilization is 100%





Automatic AXI4 last bit generation





AXI4 DMA Waveforms After HLS (Verilog Sim)



RTL waveforms are almost same as SystemC waveforms. Throughput is the same.





Larger Example: AXI4 Bus Fabric using MatchLib



© Accellera Systems Initiative

13

AXI4 Bus Fabric using MatchLib – Test #0



RAM0 and RAM1 each have one read and one write port

Test #0: Concurrently, DMA0 reads/writes 320 beats to RAM0 DMA1 reads/writes 320 beats to RAM1



© Accellera Systems Initiative



AXI4 Bus Fabric Test #0 simulation logs

BEFORE HLS (SystemC simulation)	AFTER HLS (Verilog RTL simulation)
0 s top Stimulus started	# 0 s top Stimulus started
6 ns top Running FABRIC_TEST # : 0	# 6 ns top Running FABRIC_TEST # : 0
44 ns top.ram0 ram read addr: 000000000 len: 0ff	# 55 ns top/ram0 ram write addr: 000002000 len: 0ff
44 ns top.ram0 ram write addr: 000002000 len: 0ff	<pre># 60 ns top/ram1 ram write addr: 000002000 len: 0ff</pre>
49 ns top.ram1 ram write addr: 000002000 len: 0ff	<pre># 68 ns top/ram0 ram read addr: 000000000 len: 0ff</pre>
49 ns top.ram1 ram read addr: 000000000 len: 0ff	<pre># 70 ns top/ram1 ram read addr: 000000000 len: 0ff</pre>
304 ns top.ram0 ram read addr: 000000800 len: 03f	# 340 ns top/ram0 ram write addr: 000002800 len: 03f
309 ns top.ram1 ram read addr: 000000800 len: 03f	# 342 ns top/ram1 ram write addr: 000002800 len: 03f
311 ns top.ram0 ram write addr: 000002800 len: 03f	# 343 ns top/ram0 ram read addr: 000000800 len: 03f
316 ns top.ram1 ram write addr: 000002800 len: 03f	# 345 ns top/ram1 ram read addr: 000000800 len: 03f
385 ns top dma_done detected. 1 1	# 414 ns top dma_done detected. 1 1
385 ns top start_time: 46 ns end_time: 385 ns	<pre># 414 ns top start_time: 55 ns end_time: 414 ns</pre>
385 ns top axi beats (dec): 320	# 414 ns top axi beats (dec): 320
385 ns top elapsed time: 339 ns	# 414 ns top elapsed time: 359 ns
385 ns top beat rate: 1059 ps	# 414 ns top beat rate: 1122 ps
385 ns top clock period: 1 ns	<pre># 414 ns top clock period: 1 ns</pre>
425 ns top finished checking memory contents	# 454 ns top finished checking memory contents



Before and after HLS we get nearly one beat per clock cycle



AXI4 Fabric Waveforms Before HLS–Test #0 (SystemC)

	32'h00000800	0000000	<u> X 00000800</u>
Mactor	4'h0	0	
MdStell ar Chop/fabric_r_master0_ar_msg/len	0h3f		X 31
Read Data er C/top/fabric_r_master0_r_msg/data	64'h00000000		
/SystemC/top/fabric_r_master0r_msg/id	4'h0	0	
/SystemC/top/fabric_r_master0r_msg/last	1'h1		
SystemC/top/fabric_r_master0r_msg/resp	2'h0		
/SystemC/top/fabric_r_master1ar_msg/addr	32'h00000800	00000000	ξ 00000800
SystemC/top/fabric_r_master1ar_msg/id	4'h0		
Master1 Schophabric_r_master1_ar_msghen	8 11 31		
Read Data	64'h00000000		
	4 NU		
SystemC/top/labric_r_masterir_msg/last	101		
SystemC/top/fabric_r_flasterrr_flsg/fesp	2110		
SystemC/top/fabric_v_master0_ar_insy/audi	321100000000		¥00002800
	4'h0		<u>, 00002800</u>
• /SystemC/top/fabric_w_master0aw_msg/len	8'h3f		¥3f
• /SystemC/top/fabric_w_master0_b_msg/id	4'h0		
	2'h0	0	
Master0 🔤 mC/top/fabric w master0 w msg/data	64'h00000000		
Write Data stemCitopifabric_w_master0_w_msyriast	1111		
	9'h00	00	
💽 🍫 /SystemC/top/fabric_w_master1aw_msg/add	Ir 32'h00002800	00000000 (00002000	(00002800
/// // // // // // // // // // // // //	4'h0	0	
🖃 🧇 /SystemC/top/fabric_w_master1aw_msg/len	8'h3f	00 Åff	<u>, 3f</u>
	4'h0	0	
Mactor1	2'h0		
Master1w_mc/top/fabric_w_master1w_msg/data	64'h00000000		
Write Data stemc/top/tabric_w_master1w_msg/tast	1111		
SystemClton/fabric_w_master1w_mealwetr	o 8'h00	00	
	w 425 ns	Ins 100 ns 200 ns	300 ns 400 ns
	w 425 ns	l I I I I I I I I I I I I I I I I I I I	300 ns 400 ns

SYSTEMS INITIATIVE

ŚYŚTEM C™

AXI4 Fabric Waveforms After HLS – Test #0 (Verilog)





EVOLUTION DAY

OCT 29, 2020 | VIRTUAL WORKSHOP

AXI4 Bus Fabric using MatchLib – Test #1



RAM0 and RAM1 each have one read and one write port

Test #1: Concurrently, DMA0 reads/writes 320 beats to RAM0 DMA1 reads 320 beats from RAM1 and writes to RAM0 Note contention on RAM0 writes



© Accellera Systems Initiative



AXI4 Bus Fabric Test #1 simulation logs

BEFORE HLS (SystemC simulation)	AFTER HLS (Verilog RTL simulation)
0 s top Stimulus started	# 0 s top Stimulus started
6 ns top Running FABRIC_TEST # : 1	# 6 ns top Running FABRIC_TEST # : 1
44 ns top.ram0 ram read addr: 000000000 len: 0ff	# 55 ns top/ram0 ram write addr: 000002000 len: 0ff
44 ns top.ram0 ram write addr: 000002000 len: 0ff	<pre># 68 ns top/ram0 ram read addr: 000000000 len: 0ff</pre>
49 ns top.ram1 ram read addr: 000000000 len: 0ff	<pre># 70 ns top/ram1 ram read addr: 000000000 len: 0ff</pre>
304 ns top.ram0 ram read addr: 000000800 len: 03f	<pre># 335 ns top/ram0 ram write addr: 000006000 len: 0ff</pre>
308 ns top.ram0 ram write addr: 000006000 len: 0ff	# 343 ns top/ram0 ram read addr: 000000800 len: 03f
560 ns top.ram1 ram read addr: 000000800 len: 03f	# 598 ns top/ram1 ram read addr: 000000800 len: 03f
566 ns top.ram0 ram write addr: 000002800 len: 03f	# 598 ns top/ram0 ram write addr: 000002800 len: 03f
632 ns top.ram0 ram write addr: 000006800 len: 03f	# 670 ns top/ram0 ram write addr: 000006800 len: 03f
701 ns top dma_done detected. 1 1	# 736 ns top dma_done detected. 1 1
701 ns top start_time: 46 ns end_time: 701 ns	<pre># 736 ns top start_time: 55 ns end_time: 736 ns</pre>
701 ns top axi beats (dec): 320	# 736 ns top axi beats (dec): 320
701 ns top elapsed time: 655 ns	# 736 ns top elapsed time: 681 ns
701 ns top beat rate: 2047 ps	# 736 ns top beat rate: 2128 ps
701 ns top clock period: 1 ns	# 736 ns top clock period: 1 ns
741 ns top finished checking memory contents	<pre># 776 ns top finished checking memory contents</pre>

Two concurrent writes to RAM0 cause beat rate to be above two clock cycles.



SYSTEM C

EVOLUTION DAY

OCT 29, 2020 | VIRTUAL WORKSHOP

AXI4 Fabric Waveforms Before HLS –Test#1 (SystemC)



AXI4 Fabric Waveforms After HLS – Test #1 (Verilog)

	🖅 🔶 clk	true 64'h03E8 0	
	🔷 rst_bar	true	
	∎ 🔶 r_master0ar_msg	44'h3F000008000	0000000g XFF000000000 X3F00000000
Master0	🔷 r_master0ar_val	false	
Road Data	r master0 ar rdy	true	
Redu Data	· · · · · · · · · · · · · · · · · · ·	71'h40000000 faise	
	r_master0_r_rdy	false	
	🖅 🔷 w_master0aw_msg	44'h3F000068000	000000 XFF00002b000 X5F000028000 X5F00006800
	🔷 w_master0aw_val	false	
	🔷 w_master0aw_rdy	true	
	. 	73'h00100000	
Master0	🔷 w_master0w_val	false	
Write Data	w_master0w_rdy	true	
	• w_master0b_msg	6'h00	
	w_master0b_val	false	
	w_master0b_rdy	false	
	• r_master1_ar_msg	44'h3F000008000	000000000
	<pre>r_master1ar_val</pre>	false	
	💎 r masteri ar rdy	true	
	C A s mesteril is man	71% 40000000	
Master1	+ r_master1_r_msg	71'h40000000	
Master1 Read Data		71'h40000000 false false	
Master1 Read Data	r_master1_r_msg r_master1_r_val r_master1_r_dy w master1_aw msg	71'h40000000 false false 44'h00000000000000000000000000000000000	
Master1 Read Data		71'h40000000 false false 44'h00000000000000000000000000000000000	
Master1 Read Data		71'h40000000 faise faise 44'h000000000000 faise true	
Master1 Read Data	<pre> • * r_master1_r_msg * r_master1_r_val r_master1_aw_msg w_master1_aw_val w_master1_aw_rdy w_master1_aw_rdy w_master1_w_msg</pre>	71'h40000000 false false 44'h000000000000 false true 73'h00000000	
Master1 Read Data	 r_master1_r_msg r_master1_r_val r_master1_aw_msg w_master1_aw_val w_master1_aw_rdy w_master1_aw_rdy w_master1_w_msg w_master1_w_msg w_master1_w_msg w_master1_w_msg 	711h40000000 false false 44'h000000000000 false true 73'h00000000 false	
Master1 Read Data	 r_master1_r_msg r_master1_r_val r_master1_aw_msg w_master1_aw_rdy w_master1_aw_rdy w_master1_w_msg w_master1_w_rdg w_master1_w_val w_master1_w_rdg 	711h40000000 false false 44'h000000000000 false true 73'h000000000 false true	
Master1 Read Data	<pre> • * r_master1_r_msg * r_master1_r_val r_master1_aw_msg w_master1_aw_val w_master1_aw_rdy * w_master1_w_msg w_master1_w_val w_master1_w_val w_master1_w_val w_master1_w_rdy * * w_master1_b_msg </pre>	711h4000000 false false 44'h00000000000 false true 73'h00000000 false true 6'h00	
Master1 Read Data	<pre> • * r_master1_r_msg * r_master1_r_val * r_master1_aw_msg * w_master1_aw_val * w_master1_aw_rdy * * w_master1_w_msg * w_master1_w_val * w_master1_w_val * w_master1_b_msg * w_master1_b_msg * w_master1_b_val</pre>	711h4000000 false false 44'h000000000000 false true 73'h000000000 false true 6'h00 false	
Master1 Read Data	 r_master1_r_msg r_master1_r_val r_master1_aw_msg w_master1_aw_val w_master1_aw_rdy w_master1_w_msg w_master1_w_rdg w_master1_w_rdy w_master1_b_msg w_master1_b_val w_master1_b_rdy 	711h4000000 false false 44'h000000000000 false true 73'h000000000 false true 6'h00 false false false	
Master1 Read Data	<pre> • r_master1_r_msg • r_master1_r_val • r_master1_aw_msg • w_master1_aw_val • w_master1_aw_rdy • w_master1_w_msg • w_master1_w_val • w_master1_w_rdy • w_master1_b_msg • w_master1_b_rdg • w_master1_b_rdg • w_master1_b_rdg • r_slave0_ar_msg • w_master1_msg • w_master1_b_msg • w_master1_b_rdg • w_master1_b_rdg • w_master1_b_rdg • w_master1_b_rdg</pre>	711h4000000 false false 44'h000000000000 false true 73'h000000000 false true 6'h00 false false false 44'h00000000000000000000000000000000000	
Master1 Read Data	<pre> r_master1_r_msg r_master1_r_val r_master1_aw_msg w_master1_aw_msg w_master1_aw_rdy w_master1_aw_rdy w_master1_w_msg w_master1_w_rdg w_master1_b_msg w_master1_b_val w_master1_b_rdg w_master1_b_rdg r_slave0_ar_msg r_slave0_ar_val </pre>	711h4000000 false false 44'h000000000000 false true 73'h000000000 false true 6'h00 false false false 44'h00000000000000000000000000000000000	
Master1 Read Data	<pre> r_master1_r_msg r_master1_r_val r_master1_aw_msg w_master1_aw_msg w_master1_aw_rdy w_master1_aw_rdy w_master1_w_msg w_master1_w_rdg w_master1_b_msg w_master1_b_val w_master1_b_rdg w_master1_b_rdg r_slave0_ar_msg r_slave0_ar_rdy </pre>	711h4000000 false false 44'h000000000000 false true 73'h000000000 false true 6'h00 false false false 44'h00000000000000000000000000000000000	
Master1 Read Data	<pre> r_master1_r_msg r_master1_r_rdy r_master1_aw_msg w_master1_aw_msg w_master1_aw_rdy w_master1_aw_rdy w_master1_w_rdg w_master1_b_rdg w_master1_b_rdg w_master1_b_rdg w_master1_b_rdg r_slave0_ar_rdg r_slave0_r_val r_slave0_r_val </pre>	711h4000000 false false 44'h000000000000 false true 73'h000000000 false true 6'h00 false false false 44'h000000000000 false true 71'h000000000 false	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
Master1 Read Data	r_master1_r_msg r_master1_r_val r_master1_r_val r_master1_aw_msg w_master1_aw_msg w_master1_aw_rdy w_master1_w_msg w_master1_w_rdy w_master1_b_msg w_master1_b_rdy w_master1_b_rdy r_slave0_ar_msg r_slave0_ar_rdy r_slave0_r_msg r_slave0_r_msg r_slave0_r_msg r_slave0_r_val	711h4000000 false false 441h00000000000 false true 731h000000000 false true 61h00 false false false 441h00000000000 false true 711h00000000 false	

SYSTEMC[™]

EVOLUTION DAY

OCT 29, 2020 | VIRTUAL WORKSHOP



Recap: MatchLib and HLS Enable Modern D/V Flow

- Designer focuses on chip architecture, functionality, and throughput analysis/verification.
 - HLS adds pipelining, optimizes microarchitecture, provides fully automated flow to placed gates.
- Focus of verification effort moves to C++/SystemC level, enabling much greater efficiency.
- Additional introductory material on MatchLib is publicly available on web:
 - <u>https://www.mentor.com/hls-lp/events/nvidia-design-and-verification-of-a-machine-learning-accelerator-soc-using-an-object-oriented-hls-based-design-flow</u>
 - <u>https://www.mentor.com/hls-lp/multimedia/early-axi4-soc-performance-verification-using-nvidia-matchlib-and-catapult-systemc-hls</u>
 - <u>https://uploads-</u>
 <u>ssl.webflow.com/5a749b2fa5fde0000189ffc0/5d3b1bef8474c4537c1d494b_Khailany_Brucek_CRAFT_Final.p</u>
 <u>df</u>
 - <u>https://www.youtube.com/watch?v=n8_G-CaSSPU</u>
 - <u>https://forums.accellera.org/files/category/2-systemc/</u>





MatchLib Open Source Example Kit

- <u>https://forums.accellera.org/files/category/2-systemc/</u>
- Or Google: MatchLib Accellera SystemC Evolution Day
- This kit contains a representative set of MatchLib examples presented at Accellera SystemC Evolution Day 2020 and fully self-contained source files and scripts so that the examples can be built and run on any linux compatible system with no other required software. All contents of the kit are open source.
- Trouble downloading? Contact stuart_swan@mentor.com



MatchLib Relationship to SystemC Standards

- SystemC Synthesizeable Subset Standard focuses on what's in diagram below
 - Modules, Ports, Processes, clocks, resets, signal IO, datatypes







Real World Design Example

- Consider a real world example:
 - May have 100s or 1000s of SystemC processes
 - May generate millions of gates
 - May have very complex interconnect
 - Biggest risks may be in interconnect







In Real World - Interconnect Modeling is Key

- In pre-HLS model, need:
 - Throughput accuracy
 - Message latency and capacity back annotation
 - Random stall injection
 - Waveform generation
 - Transaction logging and debugging
 - Accurate and also fast TLM modes
 - Integration with SV UVM





Proposed SystemC HLS Standards Layers



OCT 29, 2020 | VIRTUAL V

