# Overview: Accellera SystemC Verification Working Group activities

#### Thilo Vörtler, COSEDA Technologies GmbH Accellera SystemC VWG Chair





## **Copyright Permission**

 A non-exclusive, irrevocable, royalty-free copyright permission is granted by Thilo Vörtler, COSEDA Technologies to use this material in developing all future revisions and editions of the resulting draft and approved Accellera Systems Initiative SystemC standard, and in derivative works based on the standard.





## Introduction

- The VWG is responsible for defining verification extensions to the SystemC language standard
- Main focus is the development of UVM in SystemC
- VWG provides proof of concept implementation, creates the UVM SystemC standard Language Reference Manual
- Support for Constraint Randomization and functional Coverage by donated Libraries:
  - CRAVE <u>Constrained</u> <u>Random</u> <u>Verification</u> <u>Environment</u>
  - FC4SC <u>F</u>unctional <u>C</u>overage <u>for System</u>C







## UVM in SystemC

- Methodology to create modular, scalable, configurable and reusable System Level testbenches
- Follows the UVM-SystemVerilog Standardized API
  - Similar class definitions, methods and other definitions in the LRM
  - Divergence where SystemC and C++ already offer solutions
  - Stricter with regards to non-LRM API
- Complies with SystemC IEEE 1666-2023 standard and SystemC 3.0.x reference implementation
  - Follow SystemC-defined TLM1 and TLM2 communication mechanism
  - SystemC modules capture testbench hierarchy, test sequences as transient objects

Application Written by the End User System-level Verification and Validation Methodology			
UVM in SystemC			
Components Test, environment, agent, driver, monitor, sequencer, scoreboard, subscriber	Stimuli Transaction, sequence item, sequence, virtual sequence	Register Layer Registers, memories, address maps, adaptor, predictor, backdoor access	Configuration Registry, resource, resource database, configuration database, factory
Randomization* (CRAVE) Random variables and objects, constraints, constraint solvers	Functional coverage* (FC4SC) Covergroups, bins, coverpoints, crosses, type and instance, sampling	Temporal assertions* Immediate and concurrent assertions, combining sequences	Utilities reporting, recording, policies, phasing, callbacks
SystemC Core Language IEEE Std 1666-2023			
Programming Language C++17 ISO/IEC Std 14882-2017			

\* Integration on Roadmap

#### https://systemc.org/overview/systemc-verification/





## Current Activities of the WG

- Made UVM SystemC reference implementation available on GitHub since May 2025
  - <u>https://github.com/accellera-official/uvm-systemc</u>
  - Includes regression tests (based on UVM SystemVerilog tests)
- Creation of the Language Reference Manual for UVM SystemC 1.0

   Goal: release the LRM by end of 2025
- Update reference implementation to be in sync with 1.0 release
- Switch compile flow to CMake
- Integrate github actions for CI flow
- Work on issues and feedback provided by users



## **Call for Participation**

- How can you help the working group?
- Download and use Libraries
  - <u>https://github.com/accellera-official/uvm-systemc</u>
  - <u>https://github.com/accellera-official/crave</u>
  - <u>https://github.com/accellera-official/fc4sc</u>
- Provide Feedback using GitHub
  - Feature requests, bugs, usability issues, API problems
- Contribute Code through pull requests (Apache 2.0 license)
- Join the working group (Accellera Members)
  - Meetings twice a month on Wednesday

$\equiv \bigcirc \text{ accellera-official / uvm-systemc} \qquad \bigcirc \textcircled{3} \leftarrow \bigcirc \textcircled{1} \bigcirc \textcircled{3} \bigcirc @{3} \bigcirc \textcircled{3} \bigcirc @{3} \bigcirc \textcircled{3} \bigcirc @{3} @{3} \bigcirc @{3} \bigcirc @{3} \bigcirc @{3} @{3} \bigcirc @{3} \bigcirc$
<> Code 🗿 Issues 63 1 Pull requests 4 💿 Actions 🗄 Projects 🖾 Wiki 🛈 Security 🗠 Insights
isissue state:open Q S Labels Ailestones New issue
□ Open 63 Closed 85 Author ▼ Labels ▼ Projects ▼ Milestones ▼ Assignees ▼ Types ▼ …
General code cleanup and coding style 00-cosmetic Feature #333 - voertier opened on Apr 2
Check whether regmodel uvm::uvm_reg_data_t should be passed as reference #331 · voertier opened on Mar 19
○ remove do_compare method with optional arguments to have two methods (LRM) (release-1.0)         #330 · voertier opened on Mar 19
<ul> <li>⇒ Code</li> <li>○ Issues</li> <li>○ Issues<!--</td--></li></ul>
Filters ▼ Q is:pr is:open       S Labels 14       P Milestones 0       New pull request         \$1 4 Open ✓ 183 Closed
□ Author - Label - Projects - Milestones - Reviews - Assignee - Sort -
□ \$1 added up-to-date CRAVE with crave-layer and candy lover example #335 opened on May 14 by voertler
Image: Separate system of the system of t





# A SystemC-UVM testbench for a student lab exercise

Jens Schönherr, HTW Dresden Thilo Vörtler, COSEDA Technologies GmbH







## **Copyright Permission**

 A non-exclusive, irrevocable, royalty-free copyright permission is granted by Jens Schönherr, HTW Dresden to use this material in developing all future revisions and editions of the resulting draft and approved Accellera Systems Initiative SystemC standard, and in derivative works based on the standard.





# Outline

- Introduction Motivation
- Structure of testbench
- Experiences
- Future work



## Boundary conditions

- lecture "Test and Verification" (6<sup>th</sup> semester bachelor)
  - simulation techniques/testbenches/formal verification/IC test
  - with some lab exercises and a computer project
- lab exercise "Directed and constraint random simulation" (3 h)
  - directed test with VHDL
  - directed test with UVM (SystemC)
  - constraint random test with UVM (SystemC)
  - creation of UVM testbench takes too long
  - testbench given, students create directed test and parameterize constraint random test to achieve coverage goal



## Motivation

- Why verification in lectures?
  - industry need
- Why SystemC-UVM?
  - UVM is industry standard (SystemVerilog/e/SystemC)
  - students: C/C++, Matlab, Python, VHDL, ... and SystemVerilog or e?
  - SystemC well documented (online, books)
  - source code available
  - tool costs





### DUT – synchronous FIFO





SYST

EVOLUTION FIKA

F M C

## sc\_main()





SYS

#### Tests





#### Random sequences





### Creating random transaction



#### **Directed sequences**



SYSTEMS INITIATIVE

accel

© Accellera Systems Initiative

### Creating directed transaction





SYST







## Performance



Memory consumption

Why increasing? Leak?





#### Crave - enhancements



SYSTEMS INITIATIVE

use handle object for random sequence items  $\rightarrow$  random item is allocated and deleted exactly one time [Thilo Voertler]



### Crave

- parameters of random generation set in class definition by literal numbers
  - not in virtual sequence
  - use header file

top\_virtual\_sequence\_cfg.h:

// likelihood of clear
#define clr\_en\_lh 5

// likelihood of read
#define rd\_en\_lh 60

// likelihood of write
#define wr\_en\_lh 65

```
fifo_clr_agent_fifo_clr_tx.h:
class fifo_clr_agent_fifo_clr_tx:
  public uvm_randomized_sequence_item
{
  crave::crv_variable< sc_dt::sc_uint<1> > en;
  sc_core::sc_time
                     start_time;
  sc_core::sc_time
                   end_time;
  crave::crv_constraint c_en_arb{ crave::dist(en(),
    crave::make_distribution(
      crave::weighted_range<unsigned>(0, 0, 100-clr_en_lh),
      crave::weighted_range<unsigned>(1, 1, clr_en_lh) ))};
```

EVOLUTION FIKA



© Accellera Systems Initiative

## Conclusion

- first working version of the UVM SystemC testbench in field
- coverage measurement by fc4sc  $\rightarrow$  needs patches

next steps

- development of a tutorial for students using Coside testbench generation for FIFO
- feedback from community for good practice
  - testbench structure (3 vs. 1 agent)
  - how to realize generation/scoreboard/coverage
  - crave: yes or no
- development of VIP for standard interfaces (UART/SPI/I2C etc.) for student projects

