Skip Nav
Home » Resources » Videos » Increasing Productivity with SystemC in Complex System Design and Verification

Increasing Productivity with SystemC in Complex System Design and Verification

Tutorial Screencast

View the Video Tutorial >>
 

Presenters

Trevor Wienman Trevor Wieman
CCI WG Chair, Intel
David Black David Black
Doulos
Stuart Swan Stuart Swan
Cadence
Shabtay Matalon Shabtay Matalon
Mentor Graphics
Jon McDonald Jon McDonald
Mentor Graphics
Nithya Ruff Nithya Ruff
Synopsys
 Charu Khosla Charu Khosla
Synopsys
   

2/25/13

Presented by experienced users and tool developers at the Design and Verification Conference (DVCon) 2013, this five-part video screencast delves into the interdisciplinary use of SystemC in building verification environments that provide early hardware access to software developers.

The tutorial is split into five parts:

  • Configuration, Control & Inspection Working Group Update
  • A SystemC Technology Demonstrator using the Xilinx Zynq™-7000
  • A Unified Design Flow for SystemC Virtual Platforms and High-Level Synthesis
  • From Virtual Prototyping to RTL Verification
  • Virtual Prototyping: You don't need a PHD to model in System C and TLM


Sponsored By